>
Product overview: LFXP6C-3FN256I FPGA from Lattice Semiconductor
The LFXP6C-3FN256I FPGA, part of the LatticeXP family, is engineered with a dual-technology approach that fuses SRAM-based programmable logic with integrated non-volatile elements. This fusion enables instant-on operation—the FPGA loads its configuration at power-up without dependency on an external boot device, ensuring minimal startup latency and secure configuration retention. This architecture substantially reduces implementation risk where continuous system availability and tamper-resistance are priorities, such as in industrial control and secure embedded platforms.
Within its compact 256-ball Fine Pitch BGA package, the device provides 188 dedicated I/Os, enabling broad connectivity while supporting a dense physical layout. Engineering teams benefit from the high pin-count in applications demanding diversified interface protocols, including parallel and high-speed serial links. The fine-pitch form factor further streamlines PCB routing in constrained footprints, directly addressing spatial efficiency in form factor-sensitive systems.
Core programmable resources are tuned for moderate logic density applications. The device integrates a scalable array of programmable logic cells and embedded block RAM, supporting construction of datapaths, control logic, and memory-mapped interfaces. Efficient utilization of internal RAM blocks allows for the implementation of FIFOs, state machines, and small cache structures without occupying significant logic resources. System integrators leverage this capacity for bridging standard buses, packet buffering, and real-time pre-processing, especially in industrial automation and communications frameworks.
The non-volatile configuration mechanism, based on Lattice’s proprietary flash technology, eliminates the overhead of external configuration memory and simplifies power-up sequencing. This not only cuts down bill-of-materials cost but also ensures deterministic configuration without the risk of data corruption from asynchronous power events. Design workflows accelerate due to this built-in non-volatility, as iterative design cycles and field updates can be validated with confidence that device behavior will remain robust across resets and power cycles.
From an application engineering perspective, the LFXP6C-3FN256I stands out in moderate-density logic tasks where reliability, security, and quick initialization outweigh raw logic capacity. Industrial process controllers, for instance, utilize its instant-on feature to meet stringent power cycling and recovery requirements. Communications equipment exploits the custom I/O matrix for bridging diverse protocols as standards shift. In embedded computing modules, the device’s streamlined configuration reduces software and hardware integration complexity, enabling rapid prototyping and field deployment.
Operational experience demonstrates that the device’s power profile is conducive to applications with bounded thermal budgets, aided by the inherent efficiency of the non-volatile architecture. The wide operating range further expands deployment flexibility in harsh or controlled environments. Strategic design, coupling the integrated memory with the I/O map, allows optimization for both low-latency data handling and robust bus isolation—critical in distributed industrial systems or mixed-signal gateways.
A unique insight lies in leveraging the LFXP6C-3FN256I's architecture as an agile supplement to microcontrollers, where its instant-on, deterministic start-up fills the gap in time-critical initialization sequences, ensuring rapid availability before central system resources are fully online. This strategic use of hybrid programmability positions the device as an enabler for emerging intelligent edge nodes demanding both security and configurability without escalation in complexity or platform cost.
Key features of LFXP6C-3FN256I FPGA
Designed to address the requirements of mid-range density programmable logic, the LFXP6C-3FN256I FPGA exemplifies the LatticeXP family’s unique blend of non-volatile technology and high integration. The architecture is anchored by 720 programmable functional units, each containing 6K available LUTs, providing substantial logic resources for complex, multi-domain digital designs. This density supports flexible hardware acceleration, arithmetic blocks, state machines, and compact embedded controllers, all within a constrained silicon footprint. Fine-grained customization is achieved as PFUs connect through a robust routing matrix, minimizing timing congestion and maximizing placement efficiency—a key consideration in designs sensitive to deterministic latency.
Leveraging integrated flash-based configuration memory, the FPGA exhibits true instant-on performance, reaching operational readiness within microseconds after power application. This intrinsic attribute not only enables rapid system recovery and seamless power cycling in mission-critical applications but also reinforces system-level security. There is no requirement for external configuration PROMs, effectively eliminating an attack vector where configuration data might otherwise be intercepted or tampered with in transit. On-die storage further resists reverse engineering attempts since configuration bitstreams never traverse unsecured interconnects.
The device’s memory architecture is bifurcated into distributed RAM and Embedded Block RAM (EBR), offering 23 Kbits of fine-grained, bit-addressable storage and 72 Kbits organized in eight EBR blocks for larger data structures. This separation allows designers to optimize for both latency-sensitive control logic and bandwidth-intensive local buffering. For example, distributed RAM can service FIR filter coefficients or register banks, while EBR supports efficient dual-port FIFO implementations in high-throughput sensor fusion or streaming data paths. Real-world experience demonstrates that, when mapped judiciously, the partitioning between distributed and block RAM resources can significantly reduce critical path delays and improve overall utilization metrics.
System-level integration is underscored by two integrated analog PLLs, which provide low-jitter clock synthesis and programmable phase alignment. These features facilitate precise timing closure for multi-domain interfaces—such as bridging asynchronous data buses or aligning ADC/DAC sampling rates—without resorting to costly external timing ICs. The programmable I/O buffers support a diverse range of voltage and signal standards, streamlining the hardware interface with ASICs, microcontrollers, or legacy components. This versatility is particularly valuable in system retrofits or platform migration contexts, where signal compatibility and board real estate are at a premium.
JTAG boundary scan capability is fully supported, simplifying both device programming and in-system debug. Design validation, yield testing, and field upgrade processes are accelerated by robust scan chain integration, which enables non-intrusive observation and control of device pins and logic. Incorporating these features into both development and production test flows can boost board-level diagnostics and reduce time-to-market.
Overall, the LFXP6C-3FN256I’s architectural balance—instant-on performance, configurable memory subsystems, robust clock management, and broad I/O support—marks a practical and secure foundation for modern embedded systems. This combination enables broad application, from power-fail intolerant industrial controls to low-latency signal processing in medical instrumentation, where deterministic startup and strong IP protection are non-negotiable. When selecting FPGAs for long-lifecycle, security-critical, or power-cycled environments, these integrated capabilities become decisive differentiators.
LatticeXP series architecture and logic resources
The LatticeXP series, particularly embodied in the LFXP6C-3FN256I device, utilizes a matrixed architecture emphasizing modularity and high integration density. At the architectural foundation, Programmable Function Units (PFUs) and Programmable Function Fabric (PFFs)—PFUs without RAM/ROM capability—are tiled in a two-dimensional mesh. These are strategically interleaved with rows of Embedded Block RAM and circumscribed by programmable I/O cells, enabling the direct mapping of complex digital signal paths while minimizing cross-domain latency.
Within each PFU reside four slices, each engineered for optimal flexibility. The slice structure leverages two LUT4s per slice, which support granular configuration between standard combinatorial logic and embedded memory usage. This allows rapid toggling between logic, RAM, and ROM operational modes at a localized level, maximizing functional density. Slice concatenation mechanisms extend the logic scope to LUT8, supporting advanced signal processing and intricate steering logic without external resources or excessive routing complexity. The consequence is a hardware platform equipped for construction of high-frequency datapaths, deeply pipelined arithmetic, or dense register arrays within the same silicon footprint.
A critical feature is the integration of fast carry chains across the PFU grid. These augment the inherent arithmetic capability, supporting the efficient realization of adders, subtractors, and simple ALUs with deterministic timing closure. Such native carry logic paths reduce reliance on routing fabric, facilitating both predictable synthesis and cycle-accurate simulation—critical in time-sensitive control and signal processing applications. The distributed RAM/ROM mode selection further enables local cache architectures, reducing power and improving throughput in embedded accelerators.
The architecture’s mode configurability streamlines implementation for a spectrum of use cases—from constructing adaptive logic modules (ALMs) and multi-stage shift registers to embedding coefficient memories for DSP pipelines. In laboratory bring-up, the tight integration between PFU logic and embedded RAM proved pivotal for fast prototyping—rapidly iterating between memory-mapped and pure logic constructs without re-architecting the underlying hardware. In production deployments, the cell-based organization and programmable I/O ring offer an uncomplicated path to interface adaptation, accommodating both legacy signaling and high-speed differential pairs by configuration rather than board-level changes.
LatticeXP’s design is closely aligned with the ispLEVER design ecosystem, ensuring consistency in RTL-to-bitstream workflows. Migration between density grades within the series is streamlined, as the architectural baseline and interface primitives remain uniform. This minimizes design resource investment and mitigates qualification risk, especially when scaling a design from field prototype to mid-volume manufacturing. The ready availability of IP cores, optimized specifically for the LatticeXP matrix and its timing constraints, further accelerates development for applications such as soft processors, custom bus bridges, or packet parsing logic.
Practically, careful attention to PFU placement and RAM/ROM distribution has measurable effects on timing and area utilization, especially for designs with high concurrent access patterns or complex pipelined operations. Routing fabric efficiency and integrated carry chains allow for compact, high-throughput arithmetic clusters—an insight crucial when prioritizing deterministic data throughput over raw compute density.
In essence, the LatticeXP architecture delivers a cohesive balance between configurable logic, embedded memory, and performance-optimized signal routing, offering a repeatable and scalable foundation for both innovative prototypes and deployable compute solutions within constrained engineering schedules.
Programmable I/O and system integration options in LFXP6C-3FN256I FPGA
Programmable I/O architecture within the LFXP6C-3FN256I FPGA establishes a flexible interface layer, essential for seamless system integration across diverse hardware environments. By providing 188 user-programmable I/O pins, each with a sysIOTM buffer, the device achieves fine-grained electrical compatibility. The sysIOTM buffers support mainstream voltage standards, encompassing LVCMOS (1.2–3.3V), LVTTL, SSTL, HSTL, PCI, LVDS, Bus-LVDS, LVPECL, and RSDS, delivering broad interoperability. This adaptability ensures direct interconnection with a variety of I/O banks, memory modules, and high-speed serial or parallel peripherals without external voltage translation. Particularly, direct support for DDR memory interfaces up to DDR333 data rates exemplifies the device’s signal integrity under demanding timing requirements, with programmable drive strength and termination options finely tuning impedance matching and minimizing reflection, crosstalk, and ground bounce issues.
System-level control is augmented by discrete configuration pins, which enable parallel and serial access to the sysCONFIGTM and JTAG programming interfaces. This dual-mode configuration facilitates both rapid prototyping and robust, field-update workflows. Onboard TransFRTM Reconfiguration (TFR) empowers dynamic in-system logic updates, greatly improving system uptime and reducing maintenance windows. The practical integration of TFR is evident in mission-critical environments where remote updates are essential. Leveraging TFR, logic blocks can be selectively replaced while the remaining system continues operation, eliminating the downtime typically associated with conventional configuration approaches and allowing real-time feature enhancement or security patch deployment.
Test and verification efficiency scales with the inclusion of the ispTRACYTM internal logic analyzer. Embedded within the fabric, ispTRACY enables capture and debugging of live system signals without external probes, thus reducing design iteration cycles and increasing root-cause visibility. Engineers can non-intrusively trigger and monitor critical paths, which is of particular value during high-speed interface validation or system bring-up. This level of observability translates to accelerated troubleshooting—from early prototype validation to late-stage compliance testing—while mitigating risks posed by traditional visibility gaps.
From a system architecture standpoint, the integration strategy employed in the LFXP6C-3FN256I promotes reduced BOM complexity and accelerates time-to-market for digital platforms requiring adaptable interconnects, agile reconfiguration, and comprehensive debug capabilities. Leveraging programmable I/Os for real-time protocol bridging, and coupling on-chip reconfiguration with advanced monitoring utilities, enables robust, scalable systems, well-positioned to adapt to evolving application demands, from industrial automation to communications infrastructure. Success in these scenarios hinges on a holistic approach: specifying I/O standards and drive strengths at project outset, establishing modular configuration and reconfiguration protocols, and embedding thorough debug strategies throughout design and deployment phases. The cumulative effect is a platform that not only meets functional requirements but anticipates long-term maintainability and system evolution.
Embedded memory and clocking capabilities of LFXP6C-3FN256I FPGA
The LFXP6C-3FN256I FPGA incorporates a highly adaptable embedded memory subsystem. At the slice level, distributed RAM enables ultralow-latency access for localized storage needs, with both single-port (SPR16x2) and dual-port (DPR16x2) configurations. This fine-grained granularity lends itself to constructing tightly coupled caches, distributed look-up tables, and rapid data buffering structures. At the system level, the large embedded block RAM (EBR) banks can be flexibly switched between RAM and ROM roles through configuration, enabling the designer to allocate substantial contiguous storage for deep FIFOs, local program memory, or initialization tables. The simultaneous availability of distributed RAM and EBR accommodates pipelined processing and parallel data paths, facilitating deterministic performance for signal processing and control pipelines. The physical isolation of memory elements helps reduce contention and supports concurrent access patterns, minimizing bottlenecks even as system complexity grows.
Clock management in the LFXP6C-3FN256I is engineered for robust frequency control and timing closure in challenging embedded environments. The device supports up to two sysCLOCKTM PLLs, which furnish precise frequency multiplication and division, complemented by programmable phase adjustment. This enables phase-aligned domains and the generation of non-integer-multiplied clocks, which is vital for high-throughput serial interfaces, cross-domain data transfers, and time-sensitive protocols. The presence of internal oscillators extends configurability, allowing autonomous clocking during system boot up and configuration. By integrating clock synthesis inside the device, the overall BOM remains lean and design routing is simplified, reducing exposure to signal integrity issues traditionally associated with external clock sourcing. In practice, designers routinely leverage PLLs for generating core clocks for data paths, aligning sample clocks for ADC capture, and implementing deterministic delay for time-multiplexed buses. The LFXP6C-3FN256I's clock tree structure shows resilience in maintaining low jitter, even with multiple frequency domains active, supporting noise-sensitive analog front-ends or synchronous multi-rate digital pipelines.
A strategic perspective reveals that effective exploitation of this FPGA’s memory and clock resources enables rapid architectural prototyping with minimal external dependencies, while supporting shifting requirements during iterative development. One prevailing insight is that system-level partitioning—deciding what logic and storage utilize distributed RAM versus EBR—yields substantial gains in both silicon efficiency and performance predictability. Similarly, front-loading clocking topology decisions—by accurately modeling domain interactions and clock skew—accelerates design closure and reduces iteration cycles at timing sign-off. The device's architectural balance between memory bandwidth, deterministic clocking, and configuration richness positions it as a versatile core component for applications such as real-time signal processing, communication protocol bridging, and complex hardware state machines where both throughput and timing precision are mandatory.
Modes of operation and user configurability of LFXP6C-3FN256I FPGA
Modes of operation within the LFXP6C-3FN256I FPGA programmable slices are architected for maximum application versatility and resource efficiency. Slices multiplex among four distinct functional states—logic, ripple, RAM, and ROM—through dynamic configuration. The logic mode leverages LUTs (Look-Up Tables), supporting not only standard combinational circuits but also facilitating synthesis of complex Boolean functions, thus enabling customized datapaths and finite state machines. Ripple mode introduces a streamlined arithmetic pipeline for 2-bit operations with embedded fast-carry logic, optimizing counter designs and low-latency increment/decrement functionality. This operational pathway becomes especially valuable when implementing timing-critical control structures or compact accumulators, allowing designers to conserve logic while maintaining critical path performance.
RAM mode harnesses underlying LUT resources as distributed memory cells, aligning with scenarios requiring high-speed temporary data buffers or scratchpads within control-intensive architectures. The ROM configuration, in contrast, builds an immutable storage matrix ideal for parameter tables and bootstrapping sequences. Both volatile and non-volatile arrangements support frequent hardware adaptation cycles, balancing rapid prototyping needs against stable long-term deployments.
Configurability remains a central tenet in the LFXP6C-3FN256I design. Seamless reconfiguration through system configuration interfaces and standard JTAG ports empowers incremental hardware refinement, adaptive functional updates, and secure field upgrades. The interface abstraction decouples logic and memory map evolution from physical deployments, thereby enabling staged manufacturing tests, localized functional overrides, and in-situ optimization with minimal onboard disruption. This configurability paradigm underpins effective version control and targeted bug fixes, fostering rapid iterative development cycles that minimize time-to-market.
Energy management architecture is calibrated for both instantaneous responsiveness and granular power savings. The instant-on feature, enabled by a non-volatile configuration matrix, slashes system initialization latency, paving the way for mission-critical applications that demand near-immediate operational availability, such as network switches or sensor hubs. Compared to traditional SRAM-based FPGAs, static power demands are dramatically reduced, producing tangible system-level power budget improvements. The sleep mode operational state is engineered for sustained ultra-low standby current, often yielding reductions approaching three orders of magnitude. This characteristic can be strategically exploited in battery-backed embedded sensors, edge nodes, or portable instrumentation, where maximizing operational longevity alongside wake-up responsiveness is a recurrent design challenge.
Careful synthesis of application-specific logic with power-aware configuration routines typically yields optimal results. For instance, partitioning active logic into slices that transition into sleep mode during idle cycles can extend battery life without sacrificing throughput. Similarly, utilizing LUT-based RAM for frequently updated control data—while persisting static parameters via ROM—enables high-efficiency memory use, reducing dynamic switching and thermal impact. The ability to toggle slice modes at runtime further supports multi-phase operational workflows, such as phased algorithmic processing or adaptive hardware acceleration, enabling a finer granularity of resource orchestration.
A subtle but critical insight lies in leveraging the ripple mode's fast carry chain for modular design scaling. In system implementations where extensive cascaded counters or accumulators must cohabit with complex control logic, routing synthesis through the ripple path avoids conventional LUT congestion—unlocking higher utilization and cycle efficiency. Strategic use of non-volatile instant-on not only accelerates boot time but also creates opportunities for secure system resets, where hardware rollback or recovery can be implemented at the FPGA level with minimum power and delay overhead.
The LFXP6C-3FN256I thus serves as a robust platform for engineering teams seeking to balance configurability, operational flexibility, and stringent power requirements. The underpinning architecture and modes are engineered to adapt seamlessly across prototyping, production, and deployed maintenance environments, building a foundation for scalable and resilient hardware solutions.
Package, thermal, and environmental characteristics of LFXP6C-3FN256I FPGA
The LFXP6C-3FN256I FPGA leverages a 256-ball Fine Pitch BGA package with dimensions of 17 × 17 mm, aligning with dense system layouts that prioritize high interconnect density and minimized board area. The FPBGA format supports robust surface-mount processes, enhancing electrical performance through short trace lengths and enabling optimized signal integrity even at elevated data rates. Integration scenarios in space-constrained or multi-layer PCBs benefit from this package's footprint, allowing increased I/O usage within stringent area constraints.
Thermal attributes extend across a validated operational range from -40°C to 100°C, which positions the LFXP6C-3FN256I for deployment in diverse industrial applications requiring reliable function despite temperature fluctuations. The device’s supply voltage flexibility, ranging from 1.71V to 3.46V, accommodates varying board-level power architectures, supporting redundancy, battery-backed designs, and voltage margining techniques common in high-reliability systems. Proactive power domain segregation can further optimize system-level thermal profiles, mitigating hotspots without external heat sinks in moderate-dissipation environments.
From an environmental perspective, the FPGA’s MSL 3 specification permits a 168-hour floor life following moisture barrier bag opening, streamlining production logistics in contract manufacturing and automated assembly lines. Handling protocols for reflow soldering are supported by this rating, lowering risk of popcorning or package delamination in humid operating conditions. REACH compliance is fully attested, with no flagged hazardous substances—this advances sustainability goals for electronics projects destined for regulated markets. Supply chain teams benefit from unequivocal conformance statements, expediting clearances for green product certifications.
Field use has affirmed the package’s resilience against thermal cycling and vibration, minimizing latent cold-joint formation or mechanical fatigue in PCB assemblies subjected to frequent power downs or temperature swings. In applications such as industrial automation, sensor fusion, and edge computing nodes, the LFXP6C-3FN256I’s package integrity and environmental stewardship serve as design-in advantages, reducing total cost of ownership by minimizing replacement intervals and reinforcing system reliability throughout harsh lifecycle conditions. The confluence of package engineering, thermal versatility, and environmental compliance positions this FPGA as both a technical and regulatory asset in next-generation embedded platforms.
Potential equivalent/replacement models for LFXP6C-3FN256I FPGA
The process of identifying suitable replacements for obsolete FPGAs such as the LFXP6C-3FN256I involves a detailed evaluation of both functional equivalence and system-level adaptability. The LatticeXP series architecture, originally characterized by its balance of cost, moderate logic density, and non-volatile configuration, still underpins many embedded designs. Migrating from the LFXP6C-3FN256I, which features a specific combination of logic cells, embedded RAM, and I/O count, often requires cross-referencing pin compatibility, power envelope, and timing parameters.
Evaluating possible substitutes within the LatticeXP portfolio, immediate attention centers on the LFXP10 and LFXP15. These devices extend logic resources, with the LFXP10 integrating 10,000 LUTs and accommodating up to 244 user I/Os in FGG256 or similar ball-grid array packages. This increment in resources enables direct mapping of existing designs, often without intensive redesign, provided pinout and timing constraints are respected. Experience indicates that, despite increased density, backward compatibility in configuration protocols and voltage tolerances is preserved—streamlining migration at both the board and firmware levels.
From an integration standpoint, functional drop-in is frequently feasible, yet attention must be given to subtle parameters such as drive strength, slew rate, and clocking resources, especially when interfacing with legacy peripherals. Variations in startup timing, PROM support, and low-power states may manifest and should be scrutinized during the prototype phase. Practical workflows involving Lattice design tools (ispLEVER or Diamond) demonstrate a high degree of netlist and constraint coverage, minimizing RTL changes and, thus, containing validation effort.
A layered evaluation reveals that, in scenarios where system longevity demands exceeding supply chain lifetimes, incremental upgrades to higher LatticeXP models—such as the LFXP15—can extend platform relevance without wholesale re-qualification. Notably, when memory bandwidth or I/O count becomes the limiting factor, these higher-end SKUs support more complex interfacing while replicating the original design’s operating environment. Incrementally leveraging this headroom enables roadmap flexibility while simplifying bill-of-materials management.
Adopting these newer LatticeXP devices fosters forward-compatibility across design domains—from legacy industrial controllers to cost-sensitive instrumentation. This pathway capitalizes on the architectural consistency of the LatticeXP series, allowing for risk-managed upgrades and smoother firmware migration. For systems architected around the LFXP6C-3FN256I, leveraging the series' design continuity not only preserves design investment but also positions deployed products for extended market viability amidst silicon attrition and evolving application requirements.
Conclusion
The LFXP6C-3FN256I FPGA by Lattice Semiconductor demonstrates a synthesis of non-volatile technology and low-power CMOS logic, yielding a device highly attuned to requirements for instant-on functionality and robust, secure configuration. At the architecture level, the integration of embedded flash memory directly within the FPGA fabric addresses both security and startup latency concerns, streamlining the deployment of control logic in latency-sensitive sectors such as industrial automation and telecommunication backplanes. This non-volatility also reduces dependence on external boot sources, minimizing board complexity and failure points.
Examining the I/O framework, the extensive array of programmable resources enables flexible interfacing across voltage standards and legacy protocols, accommodating rapid shifts in system-level requirements without hardware replacement cycles. The device’s granular I/O programmability supports dynamic adaptation over the product lifecycle––frequently observed in mixed-signal embedded subsystems and modular instrumentation platforms. The ability to reconfigure pins for alternate functions mitigates obsolescence risk, lowering overall total cost of ownership.
Operational modes supported by the LFXP6C-3FN256I include partial reconfiguration and multi-boot, affording resilience in field deployments where uptime and remote upgrade capability are non-negotiable. These features, coupled with wide temperature and voltage tolerances, make the part apt for mission-critical and outdoor applications, such as distributed sensor networks and transportation control modules. Frequent validation exercises highlight the device’s tolerance to transient faults and stable operation across varied supply conditions, particularly in environments characterized by inadequate thermal management.
System-level integration benefits from the device’s optimized power profiles; by segmenting logic resources and leveraging flash-based configuration, deployment in battery-sensitive ecosystems—such as handheld diagnostic or field monitoring units—proceeds without compromising signal integrity or clock domain isolation. Design teams often capitalize on the device’s low quiescent and dynamic power for compact, fanless installations, ensuring compliance with stringent energy codes and extended operational lifespans.
Migration paths supported by the LatticeXP family facilitate rapid scalability and forward compatibility. The architecture allows for design reuse, proven through several interchange cycles between generations, with limited need for revalidation. Incremental upgrades to more advanced models within the series are streamlined, leveraging consistent toolchains and pin mapping strategies. This approach effectively future-proofs investment in programmable hardware, enhancing reliability and minimizing technical debt.
The LFXP6C-3FN256I operates as a strategic touchpoint for evaluating cost-to-performance ratios in embedded logic applications, particularly where system flexibility and environmental resilience remain primary factors. Its engineering-driven features address persistent challenges in modular system evolution, supporting both new deployments and legacy system extensions with minimal design friction.
